Integrated
Circuit
ICS9147-09

## Frequency Generator \& Integrated Buffers for 686 Series CPUs

## General Description

The ICS9147-09 generates all clocks required for high speed RISC or CISC microprocessor systems such as Intel PentiumPro,AMD or Cyrix processors. Four bidirectional I/O pins (FS0, FS1, FS2, BSEL) are latched at power-on to the functionality table. The Six BUS clocks can be selected as either synchronous at $1 / 2 \mathrm{CPU}$ speed or asynchronous at 32 MHz selected by BSEL latched input.The inputs provide for tristate and test mode conditions to aid in system level testing. These multiplying factors can be customized for specific applications. Glitch-free stop clock controls provided for CPU.

High drive BUS and SDRAM outputs typically provide greater than $1 \mathrm{~V} / \mathrm{ns}$ slew rate into 30 pF loads. CPU outputs typically provide better than $1 \mathrm{~V} / \mathrm{ns}$ slew rate into 20 pF loads while maintaining $50 \pm 5 \%$ duty cycle. The REF clock outputs typically provide better than $0.5 \mathrm{~V} /$ ns slew rates. Seperate buffer supply pin VDDL allows for nominal 3.3 V voltage or reduced voltage swing (from 2.9 to 2.5 V ) for CPUL (1:2) and IOAPIC outputs.

Block Diagram


## Features

- Total of 15 CPU speed clocks:
- Two copies of CPU clock with VDDL (2.5 to 3.3 V )
- Twelve (12) SDRAM (3.3v) plus one CPUH/AGP (3.3V) clocks
- Six copies of BUS clock (synchronous with CPU clock/2 or asynchronous 32 MHz )
- 250ps output skew window for CPU andSDRAM clocks and 500 ps window BUS clocks. CPU clocks to BUSclocks skew 1-4ns (CPU early)
- Two copies of Ref. clock @ 14.31818 MHz (One driven by VDDL as IOAPIC)
- One 48 MHz (3.3 V TTL) for USB support and single 24 MHz .
- Separate VDDL for CPUL (1:2) clock buffers and IOAPIC to allow 2.5 V output (or Std . Vdd)
- $3.0 \mathrm{~V}-3.7 \mathrm{~V}$ supply range $\mathrm{w} / 2.5 \mathrm{~V}$ compatible outputs
- 48-pin SSOP package


## Pin Configuration



## Pin Descriptions

| PIN NUMBER | PIN NAME | TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 2 | REF | OUT | Reference clock output* |
|  | FS 1 | IN | Logic input frequency select Bit ${ }^{*}$. Input latched at Poweron. |
| $\begin{gathered} 3,9,16,22, \\ 27,33,39,45 \end{gathered}$ | GND | PWR | Ground. |
| 4 | X1 | IN | Crystal input. Nominally 14.318 MHz. Has internal load cap |
| 5 | X2 | OUT | Crystal output. Has internal load cap and feedack resistor to X1 |
| 41 | VDDL | PWR | 2.5 or 3.3 V buffer power for CPUL and IOAPIC output buffers. |
| $8,10,11,12,14$, | BUS (1:5) | OUT | BUS clock outputs. see select table for frequency |
| 15 | BUS6 | OUT | BUS clock output. See select table for frequency.* |
|  | FS0 | IN | Logic input frequency select Bit0.*. Input latched at Poweron. |
| 23 | CPU_STOP\# | IN | Halts CPU Clocks at Logic "0" level when low. Internal Pull-up |
| 24 | PD\# | IN | Powers down chip, active low. Internal Pull-up |
| 47 | 24M | OUT | 24MHz fixed clock.* |
|  | BSEL | IN | Logic input* for selecting synchronous or asynchronous BUS frequency- see table above. Input latched at Poweron.* |
| $\begin{aligned} & \hline 1,6,13,19, \\ & 30,36,48 \\ & \hline \end{aligned}$ | VDD3 | PWR | 3.3 volt core logic and buffer power |
| $\begin{gathered} 17,18,20,21,28, \\ 29,31,32,34, \\ 35,37,38 \\ \hline \end{gathered}$ | SDRAM (1:12) | OUT | SDRAM clocks at CPU speed. See select table for frequency. |
| 40 | CPUH/AGP | OUT | CPU clock operates at SDRAM VDD level ( 3.3 V nom), for AGP etc. |
| 42, 43 | CPUL (1:2) | OUT | CPU clocks. See select table for frequency. Operates at down to 2.5 V controlled by VDDL pin. |
| 7, 25, 26 | N/C | - | Pins not internally connected. |
| 46 | 48M | OUT | 48 MHz fixed clock output*. |
|  | FS2 | IN | Logic input frequency select Bit 2*. Input latched at Poweron. |
| 44 | IOAPIC | OUT | Reference clock ( 14.318 MHz ) powered by VDDL, operating 2.5 to 3.3 V . |

[^0]
## Functionality with (14.31818 MHz input)

|  |  |  |  | CPUL <br> (1:2) <br> Address Select <br> CDRAM <br> $(\mathbf{1 : 1 2 )}$ | BUS (1:6) <br> (MHz) |  | $\mathbf{2 4 M}$ <br> $(\mathbf{M H z})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 48M |  |  |  |  |  |  |  |
| $(\mathbf{M H z})$ |  |  |  |  |  |  |  |
| FS2 | FS1 | FS0 | $(\mathrm{MHz})$ | BSEL=1 | BSEL=0 | $(\mathrm{MHz})$ | $(\mathrm{MHz})$ |
| 0 | 0 | 0 | 60 | 30 | 32 | 24 | 48 |
| 0 | 0 | 1 | 66.8 | 33.4 | 32 | 24 | 48 |
| 0 | 1 | 0 | 50 | 25 | 32 | 24 | 48 |
| 0 | 1 | 1 | 55 | 27.5 | 32 | 24 | 48 |
| 1 | 0 | 0 | 75 | 37.5 | 32 | 24 | 48 |
| 1 | 0 | 1 | 68.5 | 34.3 | 32 | 24 | 48 |
| 1 | 1 | 0 | 83.3 | 41.65 | 32 | 24 | 48 |
| 1 | 1 | 1 | Tristate | Tristate | Tristate | Tristate | Tristate |

[^1]
## Clock Enable Configuration

| PD\# | CPUSTOP\# | CPUL (1:2) <br> CPUH | SDRAM <br> $(1: 12)$ | BUS (1:6) | 24 MHz | 48 MHz | REF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | Running | Running | Running | Running | Running | Running |
| 1 | 0 | Stop Low | Running | Running | Running | Running | Running |
| 0 | X | Stop Low | Stop Low | Stop Low | Stop Low | Stop Low | Stop Low |

## Absolute Maximum Ratings

Supply Voltage 7.0 V

Logic Inputs GND -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$
Ambient Operating Temperature
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

## Electrical Characteristics at 3.3V

$\mathrm{V}_{\mathrm{DD}}=3.0-3.7 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C}$ unless otherwise stated

| DC Characteristics |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| Input Low Voltage | VIL | Latched inputs and Fulltime inputs | - | - | 0.2 VdD | V |
| Input High Voltage | VIH | Latched inputs and Fulltime inputs | 0.7 VdD | - | - | V |
| Input Low Current | IIL | VIN $=0 \mathrm{~V}$ (Fulltime inputs) | -28.0 | -10.5 | - | $\mu \mathrm{A}$ |
| Input High Current | ІІн | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {dD }}$ (Fulltime inputs) | -5.0 | - | 5.0 | $\mu \mathrm{A}$ |
| Output Low Current | Iola | $\begin{aligned} & \text { VoL }=0.8 \mathrm{~V} ; \text { CPU, SDRAM IOAPIC, REF, } \\ & \text { BUS; VDD } 2=3.3 \mathrm{~V} \end{aligned}$ | 19.0 | 30.0 | - | mA |
|  | IoL1b | VoL $=0.8 \mathrm{~V}$; CPUL, IOAPIC; VDD2 $=2.5 \mathrm{~V}$ | 19.0 | 30.0 |  | mA |
| Output High Current | Iohia | $\begin{aligned} & \text { VoH = 2.0V; CPU, SDRAM IOAPIC, REF, } \\ & \text { BUS; VDD2 }=3.3 \mathrm{~V} \end{aligned}$ | - | -26.0 | -16.0 | mA |
|  | Iohlb | Voh $=2.0 \mathrm{~V}$; CPUL, IOAPIC; $\mathrm{V}_{\text {dD2 }}=2.5 \mathrm{~V}$ |  | -12.5 | -9.5 | mA |
| Output Low Current | IoL2 | Vol $=0.8 \mathrm{~V}$; for fixed 24, 48 | 16.0 | 25.0 | - | mA |
| Output High Current | IoH2 | $\mathrm{Voh}=2.0 \mathrm{~V}$; for fixed 24, 48 | - | -22.0 | -14.0 | mA |
| Output Low Voltage | Volia | $\begin{aligned} & \text { IoL }=10 \mathrm{~mA} ; \mathrm{CPU}, \text { SDRAM IOAPIC REF, } \\ & \text { BUS; VDD2 }=3.3 \mathrm{~V} \end{aligned}$ | - | 0.3 | 0.4 | V |
|  | VoLib | Iol $=10 \mathrm{~mA} ;$ CPUL, IOAPIC; $\mathrm{V}_{\mathrm{DD} 2}=2.5 \mathrm{~V}$ |  | 0.3 | 0.4 | V |
| Output High Voltage | Vohla | $\begin{aligned} & \text { IoH = -10mA; CPU, SDRAM, IOAPIC, } \\ & \text { REF, BUS; VDD }=3.3 \mathrm{~V} \end{aligned}$ | 2.4 | 2.8 | - | V |
|  | Vohib | Iон $=-10 \mathrm{~mA}$; CPUL, IOAPIC; VDD2 2.5 V | 1.95 | 2.1 |  | V |
| Output Low Voltage | Vol2 | IoL $=8 \mathrm{~mA}$; for fixed $24,48 \mathrm{MHz}$ CLKs | - | 0.3 | 0.4 | V |
| Output High Voltage | Voh2 | Ioh $=-8 \mathrm{~mA}$; for fixed $24,48 \mathrm{MHz}$ CLKs | 2.4 | 2.8 | - | V |
| Supply Current | IdD | @ 66.6 MHz ; all outputs unloaded | - | 120 | 180 | mA |
| Power Down Current | Ipd | PD\#=0 | - | 5.0 | 20.0 | $\mu \mathrm{A}$ |
| Pull-up Resistor | Rpu | CPUSTOP\#; PD\# | 20 | 40 | 80 | Kohms |

Note 1: Parameter is guaranteed by design and characterization. Not $100 \%$ tested in production.

ICS9147-09

## Electrical Characteristics at 3.3V

$\mathrm{V}_{\mathrm{DD}}=3.0-3.7 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C}$ unless otherwise stated

| AC Characteristics |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| Rise Time ${ }^{1}$ | Tr1 | 20 pF load, 0.8 to 2.0 V <br> CPU, SDRAM, BUS \& REF | - | 0.9 | 1.5 | ns |
| Fall Time ${ }^{1}$ | Tf1 | 20 pF load, 2.0 to 0.8 V <br> CPU, SDRAM, BUS \& REF | - | 0.8 | 1.4 | ns |
| Rise Time ${ }^{1}$ | Tr3 | 20 pF load, 0.8 to 2.0 V fixed 20 \& 48 clocks | - | 0.9 | 1.5 | ns |
| Fall Time ${ }^{1}$ | Tf3 | 20 pF load, 2.0 to 0.8 V fixed $20 \& 48$ clocks | - | 1.1 | 1.5 | ns |
| Rise Time ${ }^{1}$ | Tr4 | $20 \mathrm{pF} \text { load, } 0.4 \text { to } 2.0 \mathrm{~V} \text {, CPUL with }$ $\mathrm{VDDL}=2.5 \mathrm{~V}$ | - | 2.0 | 2.5 | ns |
| Fall Time ${ }^{1}$ | Tf4 | $\begin{aligned} & \text { 20pF load, } 2.0 \text { to } 0.4 \mathrm{~V} \text {, CPUL with } \\ & \text { VDDL }=2.5 \mathrm{~V} \end{aligned}$ | - | 1.6 | 2.5 | ns |
| Duty Cycle ${ }^{1}$ | Dt | 20pF load @ VOUT=1.4V <br> All clocks except 48 MHz and REF | 47 | 52 | 57 | \% |
| Duty Cycle ${ }^{1}$ | DT2 | 20pF load @ VOUT=1.4V <br> 48 MHz and REF outputs | 40 | 50 | 60 | \% |
| Jitter, One Sigma ${ }^{1}$ | Tjis1 | $\begin{array}{\|l} \hline \text { CPU \& BUS Clocks; Load=20pF, } \\ \text { SDRAM; Load }=30 \mathrm{pF}, \mathrm{VDDL}=3.3 \\ \text { or } 2.5 \mathrm{~V} \\ \text { FOUT }=25 \mathrm{MHz}, \mathrm{BSEL}=1 \\ \hline \end{array}$ | - | 50 | 150 | ps |
| Jitter, Absolute ${ }^{1}$ | Tjab1 | ```CPU & BUS Clocks; Load=20pF, SDRAM; Load = 30pF, VDDL = 3.3 or 2.5V FOUT }\geq25\textrm{MHz},\textrm{BSEL}=``` | -250 | - | 250 | ps |
| Jitter, One Sigma ${ }^{1}$ | Tjis2 | Fixed CLK; Load=20pF | - | 1 | 3 | \% |
| Jitter, Absolute ${ }^{1}$ | Tjab2 | Fixed CLK; Load=20pF | -5 | 2 | 5 | \% |
| Jitter, Cycle to Cycle ${ }^{1}$ | Tcc1 | CPU Clocks, Load=20pF BSEL=1 |  | - | 250 | ps |
| Jitter, Cycle to Cycle ${ }^{1}$ | Tcc2 | CPU Clocks, Load=20pF BSEL=1 VDDL=2.5V |  | - | 350 | ps |
| Input Frequency ${ }^{1}$ | Fi |  | 12.0 | 14.318 | 16.0 | MHz |
| Ratio of nominal to output frequency | Fout1 | $\begin{aligned} & \text { With input driven at } 14.31818 \mathrm{MHz} \text { to } \\ & \text { 20.0, } 48.0 \mathrm{MHz} \\ & \hline \end{aligned}$ | -1 | -0.1 | +1 | ppm |
| Logic Input Capacitance ${ }^{1}$ | CIN | Logic input pins | - | 5 | - | pF |
| Crystal Oscillator Capacitance ${ }^{1,2}$ | CINX | X1, X2 pins | 2 | 4 | 6 | pF |
| Power-on Time ${ }^{1}$ | ton | From VDD $=1.6 \mathrm{~V}$ to 1 st crossing of 66.6 MHz VDD supply ramp < 40ms | - | 2.5 | 4.5 | ms |
| Clock Skew Window ${ }^{1}$ | Tsk1 | $\begin{aligned} & \hline \text { CPU to CPU or SDRAM; } \\ & \text { Load=20pF; @1.4V } \\ & \text { (Same VDD) } \\ & \hline \end{aligned}$ | - | 150 | 250 | ps |
| Clock Skew Window ${ }^{1}$ | Tsk2 | BUS to BUS, SDRAM to SDRAM; Load=20pF; @ 1.4 V | - | 300 | 500 | ps |
| Clock Skew Window ${ }^{1}$ | Tsk3 | CPU to BUS; Load=20pF; @ 1.4V (CPU is early) | 1.6 | 2.1 | 4.6 | ns |
| Clock Skew Window ${ }^{1}$ | Tsk4 | $\begin{array}{\|l} \hline \text { CPUL to BUS, VDDL=2.5V } \\ \text { Vth=1.25, CPUL (BUS Vth }=1.4 \mathrm{~V} \text { ) } \\ \hline \end{array}$ | 0.50 | 1.50 | 3.0 | ns |
| Clock Skew Window ${ }^{1}$ | Tsk5 | ```SDRAM, CPUH (@3.3V, Vth=1.4V) to CPUL (@2.5V Vth=1.25V) Load \(=20 \mathrm{pF}\) (2.5V CPUL is late)``` | 100 | 600 | 850 | ps |

Note 1: Parameter is guaranteed by design and characterization. Not $100 \%$ tested in production.

## Shared Pin Operation Input/Output Pins

Pins 2, 15, 46 and 47 on the ICS9147-09 serve as dual signal functions to the device. During initial power-up, they act as input pins. The logic level (voltage) that is present on these pins at this time is read and stored into a 4-bit internal data latch. At the end of Power-On reset, (see AC characteristics for timing values), the device changes the mode of operations for these pins to an output function. In this mode the pins produce the specified buffered clocks to external loads.

To program (load) the internal configuration register for these pins, a resistor is connected to either the VDD (logic 1) power supply or the GND (logic 0 ) voltage potential. A 10 Kilohm $(10 \mathrm{~K})$ resistor is used to provide both the solid CMOS programming voltage needed during the power-up programming period and to provide an insignificant load on the output clock during the subsequent operating period.

Figs. 1 and 2 show the recommended means of implementing this function. In Fig. 1 either one of the resistors is loaded onto the board (selective stuffing) to configure the device's internal logic. Figs. 2a and b provide a single resistor loading option where either solder spot tabs or a physical jumper header may be used.

These figures illustrate the optimal PCB physical layout options. These configuration resistors are of such a large ohmic value that they do not effect the low impedance clock signals. The layouts have been optimized to provide as little impedance transition to the clock signal as possible, as it passes through the programming resistor pad(s).

## Test Mode Operation

The ICS 9147-09 includes a production test verification mode of operation. This requires that the FS2 and FS1 pins be programmed to a logic high and the FS0 pin be programmed to a logic low(see Shared Pin Operation section). In this mode the device will output the following frequencies.

| Pin | Frequency |
| :--- | :--- |
| REF, IOAPIC |  |
| 48 MHz |  |
| 24 MHz |  |
| CPU, SDRAM |  |
| BUS $/ 2$ |  |
| BUS | REF/4 |

Note: REF is the frequency of either the crystal connected between the devices X1and X2, or, in the case of a device being driven by an external reference clock, the frequency of the reference (or test) clock on the device's X1 pin.


Fig. 1


Fig. 2a


Fig. 2b

## Recommended PCB Layout for ICS9147-09



Connection to VDD plane.

- Connection to GND plane.
* Connection to System VDD plane

NOTE:
This PCB Layout is based on a 4 layer board with an internal Ground (common) and VDD plane. Placement of components will depend on routing of signal trace. The 0.1 uf Capacitors should be placed as close as possible to the Power pins. Placement on the backside of the board is also possible. The Ferrite Beads can be replaced with $10-15$ ohm Resistors. For best results, use a Fixed Voltage Regulator between the main (board) $\mathrm{V}_{\mathrm{DD}}$ and the different $V_{\text {DD }}$ planes.

ICS9147-09


END VIEW


SSOP Package

| SYMBOL | COMMON DIMENSIONS |  |  | VARIATIONS | D |  | N |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | NOM. | MAX. |  | MIN. | NOM. | MAX. |  |
| A | .095 | .101 | .110 |  | AC | .620 | .625 | .630 |

## Ordering Information

ICS9147F-09
Example:


ICS $=$ Standard Device


[^0]:    * Bidirectional input/output pins, input logic level determined at internal power-on-reset are latched. Use 10Kohm resistor to program logic Hi to VDD or GND for logic low.

[^1]:    **Test: is the frequency applied to the X1 input. Can be crystal or tester generated clock overriding crystal at X1 pin.

